


















SCHMATIC ORGANIZATION
HFT PXL V-6 Motherboard
Page 1
















PMC Connectors for SIU










LADDER JTAG INTERFACE















Title			
PXL V-6 MB SII, USB, TCD, P1 Interfaces			
Size D	Document Number <Doc>		Rev A
Date:	Wednesday, May 25, 2011	Sheet	7 of 9

POWER





Daughter-card "A"



Notes:
Place buffer ICs near DC connectors

File	PXL V-6 MB Daughtercard Interface	Rev	A
Size	Document Number		
D	<Doc>		
Date	Wednesday, May 25, 2011	Sheet	9 of 9