




Gain = 0.5 x Rf/Rg = 2 (Could be changed to smaller by reduce Rf)
 Gain = 0.5 x Rf/Rg = 2 (Could be changed to smaller by reduce Rf)














(Adjustable from 1.24V up @ 1.5A) for P1 out ~ 2VDC,
 set this P1_Offset_Adjustment ~ 4VDC

C:\ORCAD_LBL_PROJECTS\HFT_PIXELPROBE_CARD_PHASE_1\JUDY_LAYOUT\ULTIMATE_PROBE_CARD\ULTIMATE_PROBE_CARD_FROM_NOV_1_2011\PROBE_CARD_ULTIMATE-070909BA-REV1-JUS-08111_CVU_CORRECTED_NOV_18_11.DSN


Revisions:	LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 	
Engineer: Chinh Vu	Title: ULTIMATE Analog Output Buffer	Sheet 1 of 10 Rev 0
Designer: Judy Stirkinen	Project: HFT PIXEL DETECTOR	
DWG NO.: <Doc>	Size: G	Modify Date: Friday, November 18, 2011




- ### PROBE CARD NOTES:
- 1) All the Bypass cap need to locate as close as possible to the probe pins
 - 2) All the Bypass cap (except tantalum) and resistor are SM 0603 except where noted
 - 3) All differential pairs are 100 ohms impedance traces
 - 4) All the jumper at LEDs are for allowing disable Led light during dark test




Revisions:	Engineer: Chinh Yu	Designer: Judy Shikman	DWG NO.: -Dec-
	Title: ULTIMATE- Probe Card Main Circuit	Project: HFT PIXEL DETECTOR	Size: C
		Modify Date: Friday, November 18, 2011	Sheet 2 of 10





C:\ORCAD_LBL_PROJECTS\HFT_PIXEL\PROBE_CARD_PHASE_1\JUDY_LAYOUT\ULTIMATE_PROBE_CARD\ULTIMATE_PROBE_CARD_FROM_NOV_1_2011\PROBE_CARD_ULTIMATE-070909BA-REV1-JJS-103111

Revisions:	LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 		
Engineer: Chinh Vu	Title: ULTIMATE Analog Output Buffer		
Designer: Judy Stirkkinen	Project: PIXEL - ULTIMATE- Probe TEST		
DWG NO.: <Doc>	Size C	Modify Date: Friday, November 18, 2011	Sheet 3 of 10 Rev 0





C:\ORCAD_LBL_PROJECTS\HFT_PIXEL\PROBE_CARD_PHASE_1\JUDY_LAYOUT\ULTIMATE_PROBE_CARD\ULTIMATE_PROBE_CARD_FROM_NOV_1_2011\PROBE_CARD_ULTIMATE-070909BA-REV1-JJS-103111

Revisions:	LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 		
Engineer: Chinh Vu	Title: ULTIMATE Analog Output Buffer		
Designer: Judy Stirkkinen	Project: PIXEL - ULTIMATE- Probe TEST		
DWG NO.: <Doc>	Size C	Modify Date: Friday, November 18, 2011	Sheet 4 of 10 Rev 0





C:\ORCAD_LBL_PROJECTS\HFT_PIXEL\PROBE_CARD_PHASE_1\JUDY_LAYOUT\ULTIMATE_PROBE_CARD\ULTIMATE_PROBE_CARD_FROM_NOV_1_2011\PROBE_CARD_ULTIMATE-070909BA-REV1-JJS-103111

Revisions:	LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 		
Engineer: Chinh Vu	Title: ULTIMATE Analog Output Buffer		
Designer: Judy Stirkkinen	Project: PIXEL - ULTIMATE- Probe TEST		
DWG NO.: <Doc>	Size C	Modify Date: Friday, November 18, 2011	Sheet 5 of 10 Rev 0





C:\ORCAD_LBL_PROJECTS\HFT_PIXEL\PROBE_CARD_PHASE_1\JUDY_LAYOUT\ULTIMATE_PROBE_CARD\ULTIMATE_PROBE_CARD_FROM_NOV_1_2011\PROBE_CARD_ULTIMATE-070909BA-REV1-JJS-103111

Revisions:	LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 		
Engineer: Chinh Vu	Title: ULTIMATE Analog Output Buffer		
Designer: Judy Stirkkinen	Project: PIXEL - ULTIMATE- Probe TEST		
DWG NO.: <Doc>	Size C	Modify Date: Friday, November 18, 2011	Sheet 6 of 10 Rev 0





C:\ORCAD_LBL_PROJECTS\HFT_PIXEL\PROBE_CARD_PHASE_1\JUDY_LAYOUT\ULTIMATE_PROBE_CARD\ULTIMATE_PROBE_CARD_FROM_NOV_1_2011\PROBE_CARD_ULTIMATE-070909BA-REV1-JJS-103111

Revisions:	LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 		
Engineer: Chinh Vu	Title: ULTIMATE Analog Output Buffer		
Designer: Judy Stirkkinen	Project: PIXEL - ULTIMATE- Probe TEST		
DWG NO.: <Doc>	Size C	Modify Date: Friday, November 18, 2011	Sheet 7 of 10 Rev 0





C:\ORCAD_LBL_PROJECTS\HFT_PIXEL\PROBE_CARD_PHASE_1\JUDY_LAYOUT\ULTIMATE_PROBE_CARD\ULTIMATE_PROBE_CARD_FROM_NOV_1_2011\PROBE_CARD_ULTIMATE-070909BA-REV1-JJS-103111

Revisions:		LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 	
Engineer: Chinh Vu	Title: ULTIMATE Analog Output Buffer		
Designer: Judy Stirkkinen	Project: PIXEL - ULTIMATE- Probe TEST		
DWG NO.: <Doc>	Size C	Modify Date: Friday, November 18, 2011	Sheet 8 of 10 Rev 0




C:\ORCAD_LBL_PROJECTS\HFT_PIXEL\PROBE_CARD_PHASE_1\JUDY_LAYOUT\ULTIMATE_PROBE_CARD\ULTIMATE_PROBE_CARD_FROM_NOV_1_2011\PROBE_CARD_ULTIMATE-070909BA-REV1-JJS-103111

Revisions:	LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 		
Engineer: Chinh Vu	Title: ULTIMATE Analog Output Buffer		
Designer: Judy Stirkkinen	Project: PIXEL - ULTIMATE- Probe TEST		
DWG NO.: <Doc>	Size C	Modify Date: Friday, November 18, 2011	Sheet 9 of 10 Rev 0



C:\ORCAD_LBL_PROJECTS\HFT_PIXEL\PROBE_CARD_PHASE_1\JUDY_LAYOUT\ULTIMATE_PROBE_CARD\ULTIMATE_PROBE_CARD_FROM_NOV_1_2011\PROBE_CARD_ULTIMATE-070909BA-REV1-JJS-103111

Revisions:	LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720 		
Engineer: Chinh Vu	Title: ULTIMATE Analog Output Buffer		
Designer: Judy Stirkkinen	Project: PIXEL - ULTIMATE- Probe TEST		
DWG NO.: <Doc>	Size C	Modify Date: Friday, November 18, 2011	Sheet 10 of 10 Rev 0