







check for possible issues with multidrop in ALERT/BUSY and nCONVST



C:\MICHAL\LB_L\PROJECTS\PIXEL_RDO_2011\MTB\MTBV2.2\FINAL\PIXEL_RDO_MASS_TERM_V2_2-101213.DSN

Revisions:	 Electronics Engineering Division One Cyclotron Road Berkeley, California 94720	
Engineer: M. Szelezniak		
Designer: M. Szelezniak	Title: Schematic - MTB V2.2 - I2C	
DWG NO.: <Doc>	Project: LBNL/IPHC - Star HFT Pixel	
Size: C	Modify Date: Saturday, October 12, 2013	Sheet 1 of 7
		Rev: 2.2

Temp readout



C:\MICHAL\LBL_PROJECTS\PIXEL_RDO_2011\MTB\MTBV2.2\FINAL\PIXEL_RDO_MASS_TERM_V2_2-101213.DSN	
Revisions:	<p style="text-align: center;">LBL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720</p>
Engineer: M. Szelezniak	Title: Schematic - MTB V2.2 -Ladders 1,2,3 & 4 Buf. C
Designer: M. Szelezniak	Project: LBLN/IPHC - Star HFT Pixel Project
DWG NO.: <Doc>	Size: C Modify Date: Saturday, October 12, 2013 Sheet 2 of 7 Rev 2.2




4 pins for power (1-amp per pin)
8 pins for gnd

to/from ladder 1





to/from ladder 2


Revisions:	
Engineer: M. Szelezniak	Title: Schematic - MTB V2.2 - Ladders 1 & 2 Buffers A
Designer: M. Szelezniak	Project: LBNL/IPHC - Star HFT Pixel Project
DWG NO.: <Doc>	Size: C
Modify Date: Saturday, October 12, 2013	Sheet 3 of 7
	Rev: 2.2







C:\MICHAL.LBL\PROJECTS\PIXEL_RDO_2011\MTB\MTBV2.2\FINAL\PIXEL_RDO_MASS_TERM_V2.2-01213



VHDCI Dual 68
















C:\MICHAL\LBL_PROJECTS\XPXL_RDO_2011\MTB\MTBV2.2\FINAL\PIXEL_RDO_MASS_TERM_V2_2-101213.DSN

Revisions:	 LBNL Electronics Engineering Division One Cyclotron Road Berkeley, California 94720	

Engineer: M. Szelezniak	Title: Schematic - MTB V2.2 - Ladders 3 & 4 Buffers A	
Designer: M. Szelezniak	Project: LBNL/IPHC - Star HFT Pixel Project	
DWG NO.: <Doc>	Size: C	Modify Date: Saturday, October 12, 2013



LED TEST HEADER



C:\MICHAL\LBL_PROJECTS\PXL_RDO_2011\MTB\MTBV2.2\FINAL\PIXEL_RDO_MASS_TERM_V2_2-101213.DSN

Revisions:	<p>Electronics Engineering Division One Cyclotron Road Berkeley, California 94720</p>
Engineer: M. Szelezniak	
Designer: M. Szelezniak	Title: Schematic - MTB V2.2 - CLK,START,PWR,Temp Mon.
DWG NO.: <Doc>	Project: LBNL/IPHC - Star HFT Pixel Project
Size C	Modify Date: Saturday, October 12, 2013
	Sheet 7 of 7
	Rev 2.2